SystemVerilog
E365872
UNEXPLORED
SystemVerilog is a hardware description and verification language widely used to design, model, and verify complex digital integrated circuits and systems.
Referenced by (1)
| Subject (surface form when different) | Predicate |
|---|---|
|
VLSI technology
→
|
usesLanguage |