RV128I
E193747
UNEXPLORED
RV128I is a proposed 128-bit base integer instruction set architecture variant within the RISC-V family, designed to support very large address spaces and high-precision computation.
Referenced by (1)
| Subject (surface form when different) | Predicate |
|---|---|
|
RISC-V
→
|
hasBaseISA |