second-level address translation mechanism
C50108
concept
A second-level address translation mechanism is a hardware-assisted virtualization feature that adds an extra layer of page translation so a virtual machine’s guest-physical addresses are efficiently mapped to host-physical memory without frequent hypervisor intervention.
Instances (1)
| Instance | Via concept surface |
|---|---|
|
EPT (Extended Page Tables)
surface form:
EPT
|
— |