Triple
T30422213
| Position | Surface form | Disambiguated ID | Type / Status |
|---|---|---|---|
| Subject | PowerPC 440EP |
E773929
|
entity |
| Predicate | instanceOf |
P0
|
FINISHED |
| Object | PowerPC 440 family member |
C25482
|
CONCEPT FINISHED |
How this triple was built (1 step)
Every LLM step that produced this triple, in pipeline order — named-entity classification, the disambiguation choices (the exact options shown, with the pick highlighted), and the generated description. The batch + timestamp of each is in the Provenance table below.
CD
Concept disambiguation
gpt-5-mini-2025-08-07
Target class: PowerPC 440 family member Context triple: [PowerPC 440EP, instanceOf, PowerPC 440 family member]
-
A.
PowerPC-based processor core
chosen
A PowerPC-based processor core is a microprocessor design implementing the PowerPC instruction set architecture, providing the fundamental execution, control, and data-processing capabilities for embedded or general-purpose computing systems.
-
B.
PowerPC-based motherboard
A PowerPC-based motherboard is a main circuit board designed around a PowerPC processor architecture, integrating CPU socket or soldered CPU, memory slots, chipset, expansion interfaces, and I/O connectors to support a complete PowerPC computer system.
-
C.
Motorola 88000 family microprocessor
The Motorola 88000 family microprocessor is a series of 32-bit RISC CPUs developed by Motorola in the late 1980s, designed for high-performance computing and embedded systems with a clean, load-store architecture.
-
D.
Motorola 680x0 family processor
A Motorola 680x0 family processor is a 32-bit CISC microprocessor architecture used in many 1980s–1990s computers and workstations, known for its orthogonal instruction set and influential role in systems like the Apple Macintosh, Amiga, and Atari ST.
-
E.
NS32000 family processor
The NS32000 family processor is a series of 32-bit CISC microprocessors by National Semiconductor, designed with a clean, orthogonal instruction set and advanced features for high-level language support and multitasking.
- F. None of above.
Provenance (1 batch)
The batch behind each pipeline step, in order, with when it ran. Timestamps are batch-level — stages were processed in waves, so the object chain (NER → NED1 → NEDg → NED2) reads in order, but predicate / elicitation batches can sit in a different wave.
| Step | Stage | Batch ID | Status | When |
|---|---|---|---|---|
| creating | Elicitation | batch_69f22491ba248190b9a4776ca8e42d02 |
completed | April 29, 2026, 3:32 p.m. |
Created at: April 29, 2026, 8:06 p.m.