UNIBUS

E739753

UNIBUS is a pioneering computer bus architecture developed for Digital Equipment Corporation’s PDP series that unified memory and peripheral communications on a single shared system bus.

Try in SPARQL Jump to: Statements Referenced by

Statements (47)

Predicate Object
instanceOf computer bus architecture
system bus
addressingModel word-addressed
addressSpaceType shared address space for memory and I/O devices
addressWidth 18-bit
allows CPU upgrades via bus-compatible processors
multiple memory modules
plug-in peripheral controllers
architectureType asynchronous bus
busArbitration distributed arbitration
connectorType edge connector
dataTransferMode word transfers
dataWidth 16-bit
designGoal provide a single shared bus for CPU, memory, and I/O
reduce interface complexity
simplify system expansion
developer Digital Equipment Corporation NERFINISHED
era late 1960s
historicalSignificance early example of a unified system bus architecture
influenced later minicomputer bus designs
introducedBy Digital Equipment Corporation NERFINISHED
introducedInDecSystem PDP-11/20 NERFINISHED
manufacturer Digital Equipment Corporation NERFINISHED
market minicomputers
notableFeature device registers mapped into CPU address space
same bus protocol for memory and I/O devices
purpose unify memory and peripheral communications
replacedBy Q-bus NERFINISHED
replacedInProductLine later PDP-11 models
signalLines address lines
arbitration lines
control lines
data lines
supports direct memory access
interrupts
memory-mapped I/O
multiple bus masters
vector interrupts
topology backplane bus
usedFor connecting CPU to disk controllers
connecting CPU to main memory
connecting CPU to network interfaces
connecting CPU to tape drives
connecting CPU to terminal interfaces
usedIn PDP-10 NERFINISHED
PDP-11 NERFINISHED
PDP-15 NERFINISHED

Referenced by (1)

Full triples — surface form annotated when it differs from this entity's canonical label.

Gordon Bell notableWork UNIBUS