Morgan

E642186

Morgan is the first-generation microarchitecture used in AMD's Duron processors, designed as a budget-friendly derivative of the Athlon line with reduced cache and simplified features.

Try in SPARQL Jump to: Statements Referenced by

Statements (48)

Predicate Object
instanceOf AMD microarchitecture
microarchitecture
architectureFamily x86 NERFINISHED
basedOn Athlon (Palomino core) NERFINISHED
branch Duron (Morgan core) NERFINISHED
branchPrediction dynamic branch prediction
cacheConfigurationComparedToAthlon reduced L2 cache
coreCount 1
coreName Morgan NERFINISHED
derivativeOf Athlon microarchitecture
designedFor low-cost PCs
designGoal lower manufacturing cost
reduced die size
developer AMD NERFINISHED
Advanced Micro Devices NERFINISHED
dieIntegration on-die L2 cache
executionModel out-of-order
featureReductionComparedTo Athlon NERFINISHED
floatingPointPipelines pipelined FPU
floatingPointUnit integrated FPU
frontSideBusSpeed 100 MHz DDR (200 MT/s)
integerPipelines multiple integer pipelines
introductionYear 2001
L1CacheSize 128 KB
L1DataCacheSize 64 KB
L1InstructionCacheSize 64 KB
L2CacheSize 64 KB
marketPosition budget-friendly
microarchitectureFamily K7 NERFINISHED
pipelineType superscalar
predecessor Spitfire NERFINISHED
processNode 0.18 µm
180 nm
socket Socket A NERFINISHED
successor Applebred NERFINISHED
supportsInstructionSet 3DNow! NERFINISHED
Enhanced 3DNow! NERFINISHED
MMX
SSE NERFINISHED
x86 NERFINISHED
supportsTechnology full-speed on-die L2 cache
hardware data prefetch (Palomino-derived)
targetMarket value desktop segment
thermalDesign lower power than contemporary Athlon cores
usedIn AMD Duron processors
usedInBrand Duron NERFINISHED
usedInProductLine Duron 1.0 GHz to 1.3 GHz range
wordSize 32-bit

Referenced by (1)

Full triples — surface form annotated when it differs from this entity's canonical label.