RISC I
E339011
UNEXPLORED
RISC I is an early experimental reduced instruction set computer (RISC) processor design developed at UC Berkeley that helped pioneer and popularize the RISC architecture approach.
Jump to:
Referenced by
Referenced by (1)
Full triples — surface form annotated when it differs from this entity's canonical label.
subject surface form:
SPARC